Inductance and Capacitance Modeling of RF Board and High Speed Package Interconnects based on Planar EM Simulation
ثبت نشده
چکیده
This paper describes a methodology to simulate the distributed inductive and capacitive effects introduced by the interconnects on RF board circuits and High Speed packages. This methodology is based on an equivalent RLC model, derived directly from the discretization of the planar electromagnetic field equations. We discuss the relation of the voltage and the current in the equivalent network with the electric and magnetic fields in the physical circuit. We also present a new technology based on mesh reduction to eliminate redundancy and hence reduce the order of the equivalent RLC network. This new technology comprises a generalization of the basis functions used in the disretization of the surface currents. The generalized basis functions allow for a more efficient meshing of complex geometrical structures in terms of polygonal shaped cells. The increased simulation performance is demonstrated in the examples. We present numerical simulation results for two real-life examples: an RF board interconnect layout and a high-density ball-grid array package.
منابع مشابه
A Unified RLC Model for High-Speed On-Chip Interconnects
In this paper, we propose a compact on-chip interconnect model for full-chip simulation. The model consists of two components, a quasi-three-dimensional (3-D) capacitance model and an effective loop inductance model. In the capacitance model, we propose a novel concept of effective width ( ) for a 3-D wire, which is derived from an analytical two-dimensional (2-D) model combined with a new anal...
متن کاملInductance model and analysis methodology for high-speed on-chip interconnect
With operating frequencies entering the multi-gigahertz range, inductance has become an important consideration in the design and analysis of on-chip interconnects. In this paper, we present an accurate and efficient inductance modeling and analysis methodology for high-performance interconnect. We determine the critical elements for a PEEC based model by analyzing the current flow in the power...
متن کاملAccurate Modeling of Multilayer Transmission Lines for High- Speed Digital Interconnects
In this paper, we consider the finite element modeling of multilayer transmission lines for high-speed digital interconnects. We mainly focused on the modeling of the transmission structures with both cases of symmetric and asymmetric geometries. We specifically designed asymmetric coupled microstrips and four-line symmetric coupled microstrips with a two-layer substrate. We computed the capaci...
متن کاملHigh Q-factor On-chip 3-D Inductor for Wireless applications
In current trend for portable wireless communication applications, we require high Q on-chip inductors. In this paper an on-chip 3-D spiral inductor is proposed. High quality factor is achieved by reducing oxide capacitance between substrate and conductor considering permittivity of a substrate. Losses in the structure are reduced by considering high conductivity material like copper or gold. I...
متن کاملHigh Frequency Characterization and Modeling of VLSI On-Chip Interconnects
| Modeling of on-chip inductance for chips with realistic power/ground wires and grids is presented. Analytical formulae as well as eld solvers are used to analyze inductance of on-chip structures including power/ground grids, ground plane and substrate e ects. Insights and design guidelines to reduce wire inductance are demonstrated. An accurate capacitance modeling approach is also presented.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000